

EM111335087

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

Integrated Circuitry And A Semiconductor
Processing Method Of Forming A Series Of
Conductive Lines

* * * * *

INVENTOR:

Monte Manning

ATTORNEY'S DOCKET NO. MI22-408

EV085413915

PATENT RIGHTS STATEMENT

This invention was made with Government support under Contract No. MDA972-92-C-0054 awarded by Advanced Research Projects Agency (ARPA). The Government has certain rights in this invention.

TECHNICAL FIELD

This invention relates to semiconductor processing methods of forming a series of conductive lines and to integrated circuitry having a series of conductive lines.

BACKGROUND OF THE INVENTION

The high speed operation of future higher density integrated circuits will be dictated by interconnect response. Realization of such high speed circuitry is impacted by cross-talk between different adjacent interconnect lines. Cross-talk imposes the biggest constraint on high speed operation when frequencies exceed 500MHz. Lowering the conductive line resistivity or the dielectric constant of insulators interposed between conductive metal lines is not expected to inherently solve the cross-talk problem. In addition, the gain in system response is only enhanced by a factor of 3, at best, when these changes are ideally integrated into manufacturing processes.

1 Future circuits will also incorporate higher drive devices. In such
2 situations, as the circuits change state (e.g., from high voltage to low
3 voltage in a CMOS circuit), the interconnect line that carries the signal
4 to the next active device will often be closely spaced to another
5 interconnect line whose driver is not changing state. However given the
6 speed of the voltage change on the first line and the spacing from the
7 second, capacitive coupling will undesirably cause the second line to
8 follow the first momentarily. This situation is made worse when the
9 device driving the second line is small compared to the driver switching
10 the first line. Here, the driver driving the second line does not have
11 enough drive to maintain the output line's desired voltage during the
12 first line's transition from high voltage to low voltage. Therefore, the
13 second line follows the first. This can cause upset in circuits tied to
14 the second line and cause the chip to fail or temporarily operate
15 incorrectly.

16 One prior art technique to decouple adjacent interconnect lines
17 is to fully enclose lines in a conductive shield, such as a coaxial sheath
18 around a central core interconnect line. Such processing to produce
19 such construction is however complex, and alternate methods and
20 resultant circuitry constructions are desired.
21
22
23
24

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic sectional view of a semiconductor wafer fragment at one processing step in accordance with the invention.

Fig. 2 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 1.

Fig. 3 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 2.

Fig. 4 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 3.

Fig. 5 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 4.

Fig. 6 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 5.

Fig. 7 is a diagrammatic representation intended to emphasize conductive line cross-sectional shapes.

Fig. 8 is a view of the Fig. 1 wafer fragment at an alternate processing step subsequent to that shown by Fig. 2.

Fig. 9 is a view of the Fig. 8 wafer fragment at a processing step subsequent to that shown by Fig. 8.

Fig. 10 is a view of an alternate embodiment semiconductor wafer fragment in accordance with the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

In accordance with one aspect of the invention, a semiconductor processing method of forming a plurality of conductive lines comprises the following steps:

providing a substrate;

providing a first conductive material layer over the substrate;

etching through the first conductive layer to the substrate to both form a plurality of first conductive lines from the first conductive layer and provide a plurality of grooves between the first lines, the first lines having respective sidewalls;

electrically insulating the first line sidewalls; and

after insulating the sidewalls, providing the grooves with a second conductive material to form a plurality of second lines within the grooves which alternate with the first lines.

In accordance with another aspect of the invention, integrated circuitry comprises:

a substrate; and

a series of alternating first and second conductive lines provided relative to the substrate, the first and second lines being spaced and positioned laterally adjacent one another relative to the substrate, the first lines and the second lines being electrically isolated from one

1 another laterally by intervening anisotropically etched insulating spacers
2 formed laterally about only one of the first or second series of lines.

3 In accordance with still a further aspect of the invention,
4 integrated circuitry comprises:

5 a substrate; and

6 a series of alternating first and second conductive lines provided
7 relative to the substrate, the first and second lines being spaced and
8 positioned laterally adjacent one another relative to the substrate, the
9 first lines and the second lines being electrically isolated from one
10 another laterally by intervening strips of insulating material, the first
11 lines having a substantially common lateral cross sectional shape and the
12 second lines having a substantially common lateral cross sectional shape,
13 the first lines' lateral cross sectional shape being different from the
14 second lines' lateral cross sectional shape.

15 Referring first to Fig. 1, a semiconductor wafer fragment in
16 process is indicated generally with reference numeral 10. Such
17 comprises a bulk monocrystalline silicon wafer 12 and an overlying
18 electrical insulating layer 14. An example material for layer 14 is
19 borophosphosilicate glass (BPSG). A first electrically conductive material
20 layer 16 is provided over substrate 14. An example material for
21 layer 16 is doped or undoped polysilicon deposited to an example
22 thickness range of from 2000 Angstroms to 10,000 Angstroms. Other
23 conductive materials, such as metal, might also be provided although
24

1 polysilicon is preferred due to its resistance to subsequent high
2 temperature processing.

3 In accordance with the preferred embodiment, layer 16 will
4 ultimately be utilized as a cross-talk shield between otherwise adjacent
5 conductive lines. Accordingly, its degree of conductivity should be
6 effective to function in this regard. It can in essence be a
7 semiconductive material, such as undoped polysilicon which will have
8 effective conductivity to function as a cross-talk shield.

9 A first insulating layer 18 is provided over first conductive
10 layer 16. An example and preferred material for layer 18 is SiO_2
11 deposited by decomposition of tetraethylorthosilicate (TEOS).

12 Referring to Fig. 2, first insulating layer 18 and first conductive
13 layer 16 ^{are} is photopatterned and etched through to substrate 14 to form
14 a plurality of first conductive lines 19, 20 and 21 from first conductive
15 layer 16 and provide a plurality of grooves 22 and 23 between first
16 lines 19, 20 and 21. Accordingly in the preferred embodiment, first
17 lines 19, 20 and 21 are capped by first insulating layer material 18.
18 For purposes of the continuing discussion, first lines 19, 20 and 21 have
19 respective sidewalls 24. Also, grooves 22 and 23 have respective open
20 widths 26, with 5000 Angstroms being an example.

21 Referring to Fig. 3, a second insulating material layer 28 is
22 deposited over etched first insulating layer 18 and first conductive
23 layer 16, and over first line sidewalls 24, to a thickness which is less
24 than one-half the respective groove open widths 26 to less than

1 completely fill grooves 22 and 23. An example and preferred material
2 for layer 28 is SiO_2 deposited by decomposition of TEOS, to an
3 example thickness of 1000 Angstroms.

4 Referring to Fig. 4, second insulating material layer 28 is
5 anisotropically etched to define insulating sidewall spacers 30 over first
6 line sidewalls 24. Such provides but one example of electrically
7 insulating first line sidewalls 24. Sidewall oxidation or other techniques
8 could be utilized. First insulating material 18 and second insulating
9 material 28 can constitute the same or different materials. In the
10 described and preferred embodiment, each predominantly comprises SiO_2
11 which is substantially undoped. Alternately, one or both could be
12 doped with phosphorus, boron or some other suitable dopant.

13 Referring to Fig. 5, a second conductive material layer 32 is
14 deposited to a thickness effective to fill remaining portions of
15 grooves 22 and 23.

16 Referring to Fig. 6, second conductive material layer 32 is
17 planarize etched to form a plurality of second lines 34, 36 within
18 grooves 22 and 23 which alternate with first lines 19, 20 and 21. Such
19 provides but one example of a preferred method of providing
20 grooves 22 and 23 with effectively conductive interconnect lines therein.
21 Second conductive material 32 can be the same as or different from
22 first conductive material 16. An example and preferred material for
23 layer 32, and accordingly resultant lines 34 and 36 is metal, such as
24 aluminum or an aluminum alloy. In such a preferred embodiment,

1 interconnect lines 34 and 36 constitute desired resultant conductive lines,
2 with the series of first lines 19, 20 and 21 providing effective shielding
3 therebetween. Again, the shielding lines only need be effectively
4 electrically conductive to shield one interconnect line from the adjacent
5 interconnect line. Such shielded lines may be biased to some suitable
6 voltage, or left unbiased. Alternately in accordance with an aspect of
7 the invention, the functions and compositions of the first and second
8 sets of conductive lines can be reversed, whereby lines 34, 36 function
9 as effective shielding between conductive lines 19, 20 and 21.

10 Accordingly, a method and construction are described whereby a
11 series of conductive lines 19, 20 and 21 are positioned laterally adjacent
12 another set of conductive lines 34, 36. Such are isolated from one
13 another laterally by intervening strips of insulating material, which in the
14 preferred embodiment constitute intervening anisotropically etched
15 insulating spacers formed laterally about only first series of lines 19, 20
16 and 21. Further in accordance with an aspect of the invention, first
17 lines 19, 20 and 21 have a substantially common lateral cross-sectional
18 shape, and second lines 34 and 36 also have a substantially common
19 lateral cross-sectional shape. Yet, the first lines' 19, 20 and 21 lateral
20 cross-sectional shape is different from that of the second lines' lateral
21 cross-sectional shape. This is most readily apparent from Fig. 7,
22 wherein other layers have been deleted to emphasize the respective
23 shapes of the first and second lines.
24

1 An alternate described embodiment whereby contact openings are
2 provided is described with reference to Figs. 8 and 9. Like numerals
3 from the first described embodiment are utilized where appropriate with
4 differences being indicated by the suffix "a" or with different numerals.
5 Fig. 8 illustrates a semiconductor wafer fragment 10a at a processing
6 step immediately subsequent to that depicted by Fig. 2. Here, a
7 photoresist masking layer 40 has been deposited and patterned as shown
8 for formation of a desired contact opening 42. Fig. 9 illustrates such
9 contact opening 42 having been formed, followed by subsequent
10 deposition and anisotropic etching to produce the illustrated spacers 30a.
11 Subsequent deposition of a second conductive layer and planarized
12 etching thereof, again preferably without photomasking, would
13 subsequently occur.

14 Fig. 10 illustrates yet another alternate embodiment wafer
15 fragment 10b. Like numerals from the first described embodiment are
16 utilized where appropriate, with differences being indicated by the suffix
17 "b" or with different numerals. Fig. 10 illustrates an alternate
18 conception whereby a plurality of series of the first and second
19 conductive lines are formed at multiple elevations relative to
20 substrate 14b. A region 45 illustrates one elevation relative to
21 substrate 14b where first series of first lines 19, 20 and 21 and second
22 lines 34b and 36 are formed. A region of elevation 47 shows an
23 additional level where a second series of first lines 50, 51 and 52, and
24

1 second lines 54 and 56 are provided, utilizing intervening anisotropically
2 etched insulating spacers 60.

3 An interlevel dielectric layer construction 77 is provided between
4 the two line sets. Additional separate horizontal intervening shielding
5 layers 65 and 70 can and are provided relative to the interlevel
6 dielectric layers 77 and 14b, respectively, to afford desired cross-talk
7 shielding between the different levels of first and second conductive
8 lines. Further in the depicted embodiment, line 34b is shown to extend
9 downwardly for electrical contact with a different level. Likewise,
10 line 56 from elevation 47 effectively extends downwardly to make
11 electrical contact with line 36. If desired, all such shields in either
12 embodiment may be interconnected and connected to a suitable
13 potential.

14 In compliance with the statute, the invention has been described
15 in language more or less specific as to structural and methodical
16 features. It is to be understood, however, that the invention is not
17 limited to the specific features shown and described, since the means
18 herein disclosed comprise preferred forms of putting the invention into
19 effect. The invention is, therefore, claimed in any of its forms or
20 modifications within the proper scope of the appended claims
21 appropriately interpreted in accordance with the doctrine of equivalents.
22
23
24